




Address:
JAMBU PERSHAD & SONS
6275/22 Nicholson Road,
Ambala Cantt, Haryana,
INDIA
Pin: 133001

Email:
sales@japson.com
japsonambala@yahoo.com

Website:
www.japson.com
Phone:
+91-171-4006897

Digital Trainer to Verify Adder & Subtractor using NAND Gate Experiment Apparatus

Product Image



Description

Objective : To verify the truth table of Digital Half Adder, Half Subtractor, Full Adder & Full subtractor using NAND gates.

Features : Instrument comprises of DC Regulated Power Supply 5VDC/150mA for logic inputs, 3 SPDT switches provided for selecting logic 1 & logic 0 , 3 NOT gates for providing compliments of the logic inputs, 2 Red LED output indicator, circuit diagram printed for 5 three input NAND gates, 3 two input NAND gates & 1 four inputs NAND gates & their respective ICs placed inside the cabinet & connections brought out at sockets.

| Catalog No. | Particulars |
|-------------|-------------|
|-------------|-------------|

| | |
|---------|---|
| JE21310 | Digital Trainer to Verify Adder & Subtractor using NAND Gate Experiment Apparatus |
|---------|---|

Disclaimer

The Products details given on this page are indicative in nature and JAPSON reserves the right to change them without prior notice. Buyer is also requested to re-check the specifications and other features of product at the time of order as product development is a continuous process and minor modifications may be made to design based on latest availability, process and design.